This paper presents an overview of Zener zap anti-fuse trim as used to achieve improved accuracy in precision integrated circuits. Because this technology spans design and manufacturing, elements of design, layout, processing, and testing are included. The mechanism is defined and typical applications are discussed. Layout considerations of anti-fuse devices are summarized and complex trim networks and multiplexed control methods are presented. Both bipolar and CMOS process implementations are considered. The paper also contains a bibliography which includes U.S. patents, which make up a large part of the technical documentation of this technology.
INTRODUCTION
The accuracy of analog integrated circuits is typically limited by poor control of the absolute value and matching tolerances of the integrated devices created in the fabrication process. Although ratiometric design principles are used where possible, mismatching in ratios can cause a loss of accuracy and poor yield to high accuracy specifications.
Over the years, "trim" techniques have been developed to improve the accuracy and yield of integrated circuits. In this context trimming refers to making adjustments to the integrated circuit after its fabrication has been completed. Trimming is typically done at the wafer level on individual die but may even be performed on die after packaging. Trimming is typically targeted to achieve improvement in key parameters such as the offset voltage of an op-amp, the absolute value of a reference voltage, or a specific delay time in a cascade of logic gates.
The advent of mixed-signal VLSI has created a renewed interest in inexpensive methods of trimming at the wafer level to improve yield. This is because the yields of digital circuits typically exceed those of analog circuits constructed on the same process [13] . Since most mixed-signal integrated circuits are sizedominated by digital circuits, the failure of a small analog section of a chip to meet accuracy requirements can have drastic implications on the yield economics of a mixed-signal design.
A widely used method of trimming integrated circuits is laser trimming of thin film resistors [1] . By *Fax: (801) 378 -6586 E-mail: dtc3@ee.byu.edu.
selectively evaporating a small portion of the film resistor with a laser beam, its effective value can be increased. This method is used, for example, in achieving high linearity in D/A converters, where several resistors must be trimmed to prescribed ratios [2] .
An alternative to laser trimming to achieve precision in integrated circuits is the anti-fuse approach which is the subject of this paper. This method is applicable to both bipolar and CMO$ designs and is especially suited to mixed-signal A$IC products which do not lend themselves to laser trimming.
The term anti-fuse is used to describe an element which initially appears as an open circuit but can be made to approach a short circuit by forcing conduction of a high current for a short duration. Anti-fuse devices may be created in integrated circuits by three distinct methods. The first method utilizes a dielectric material to insulate two conductors, which can be effectively shorted together by electrically breaking down the dielectric [14] [15] . A second method is based upon the use of amorphous silicon material, which in its normal state is an adequate insulator but can be rendered conductive by the application of sufficiently strong fields and current flow [17] [18] . The third method creates anti-fuse devices by forcing a temporary avalanche breakdown in a P-N junction sufficient to cause localized heating and subsequent migration of metal across the junction. This method of creating an anti-fuse came to be known in industry jargon as "Zener zap" and in fact the Zener zap terminology is now used in technical literature as well [9] [10] [11] .
Although it is beyond the scope of this paper to make a quantitative comparison of the three anti-fuse approaches, it can be noted that the dielectric antifuse is dependent upon utilizing thinner oxides than are available in most standard bipolar integrated circuit processes and therefore tends to be used primarily in CMOS and BiCMOS fabrication processes. The 
Equation (2) indicates that the P-material doping will determine the junction breakdown and that a higher doping will result in a lower breakdown voltage. The doping levels used in most bipolar and Bi-MOS processes create a breakdown voltage in the range of 6 to 7 volts. Furthermore, because most fabrication processes create a doping profile that results in maximum density at the surface of the doped material, it follows that the voltage breakdown will occur at the surface of the vertical P-N junction. The power dissipated by the junction at breakdown is given by P=BV.L (3) where I is the current conducted across the junction during breakdown. If no limit is placed upon L the junction will heat very rapidly and can be destroyed by a number of mechanisms. On the other hand, if I is limited, the power P will cause localized heating around the area where the current is concentrated. If I is applied for a fixed time, sufficient heating can occur to cause migration of atoms of the metal interconnect from the cathode terminal to the anode terminal of the diode along the path of breakdown current. This migration manifests itself as a trace of metal (typically aluminum) imbedded in the silicon along the path of I (near the surface).
The mechanism by which the transport of metal atoms takes place by momentum exchange with conducting electrons is investigated in the literature as "electromigration" and is a very important factor in the reliability analysis of integrated circuit metalization [9] . It occurs in metal lines at high current densities and elevated temperatures and consists of the movement of metal atoms toward the positive terminal of the conductor. Electromigration of aluminum generally occurs at current densities in excess of 105 A;shcm 2 and at temperatures in excess of 100C. Fig. 2 shows a top view and a cross section of a Zener zap device which has been fused by metal migration. It is worth noting that the fused metal stripe occurs on and slightly below the surface of the silicon but is below the layer of passivation normally used to seal out contaminants. No damage is caused to the passivation and the result is a structure with no diminished reliability as a result of the fusing mechanism.
The amount of current required to cause fusing will vary with the process and device size. Small devices constructed with no special optimizations for this application on a typical bipolar process will require zap currents in the neighborhood of 100-200 mA for a duration of a few milliseconds. It is possible to design structures for a given process that will fuse 2 Zener Device After Fusing at lower currents, as discussed in the following paragraphs. However, in all cases it is necessary to limit the current and control the maximum heating of the junction in order to create a reliable fused junction.
The fusing phenomenon as it is observed to occur in most processes may be divided into two phases. The first is the initial breakdown and heating phase in which the metal interconnect atoms are mobilized and begin to flow across the junction. The second phase involves the carr--ying of a sufficient number of metal atoms to create a low resistance path through the silicon. Although both phases can be combined, it has been observed that less damage to the junction, passivation and surrounding metal will be caused by initiating the first phase with a high peak current of short duration, followed by a lower current of longer duration. Fig. 3 shows idealized current wave-forms to implement the mechanism in two phases.
The resistance of a fused link on a typical process using Zener diodes and aluminum interconnect metal is in the neighborhood of 10 ohms. The value of error remaining after trim will depend upon the initial error and will range between zero and a value er(max) given by Zl eT(max) 2" (7) The resistor trimming scheme illustrated in Fig. 5 provides unilateral trimming; that is, it is only possible to decrease the value of the resistor string but not to increase it. In applications where a resistor is to be trimmed to fixed precision, starting with an allowed variation that may be positive or negative, it is necessary to skew the untrimmed value of the resistor towards the larger extreme. For example, if we assume that the untrimmed resistor Rt: has a nominal value, Rnom, and a tolerance, x%, where An optimal fuse element is defined as one which can be fused most cleanly and reliably at the lowest value of current and power, without damage to the surrounding passivation or metal. The following list can be used as a guide to layout-design an optimal fuse element for a given process" Fig.   7b . In other cases, it is acceptable to tie the collector to the positive supply (Fig. 7c) . The conventional collector-base diode connection (Fig. 7d) should be avoided as this will substantially increase the fuse current. A round emitter is generally preferable to a square or rectangular one. If a round emitter is used, the zap channel will consistently occur at the tangent point on the circle closest to the base contact as shown in Fig. 8a . If a rectangular emitter (Fig. 8b) is used, the zap channel will typically occur at one comer or the other of the device emitter but may occur anywhere along the emitter edge nearest the base contact. Aside from producing a zap channel with a consistent location, the round emitter device typically will fuse at a slightly lower current. Also, if a judicious waiver of metal spacing is to be used for the zap devices (for example, allowing base-emitter metal to be 1-2 microns closer than normal metal-to-metal minimums), the closer spacing only need be implemented by a small "metal flap" of extra emitter metal as shown in Fig. 9 . This typically will not cause any yield loss due to metal bridging and will decrease fuse current as much as 10%. In general, the closer the spacing between emitter and base metal, the lower the fuse current will be.
6. Any device structure that will maximize current density in the zap channel will reduce the fuse current. An example of a structure that can be built specifically for a fuse element is shown in Fig. 10 Fig.10 may be implemented on a standard P-well CMOS process, where the anode is created using the P-source/ drain implant, and the cathode is created using the N-source/drain implant. Both electrodes are placed within a P-well to achieve isolation from the substrate. Such an element has, in fact, been constructed on the MOSIS 2-micron P-well process and was found to fuse at a current of approximately 50mA [12] . Since the elements of the resistor string are shunted across the fuse elements, the resistor metal interconnect lines will conduct current at the time a zap signal is applied to a given element. For low value resistors, this current can be excessive and can cause damage to either the resistor or its metalization path. For example, if the zap voltages are allowed to go as high as 30 volts, the current in R 1 of Fig. 11 could rise to a value of 240 mA during the zap of Z 1. Not only might this level of current cause damage to R1, but it may put an excessive load on the driver of the probe-interface. In general, it is wise to limit the shunt resistor current to about 20% of the required zap current. For a typical zap current of 100 mA and a driver swing of 30 volts, the maximum shunt resistor is determined to be 30 volts/20 mA 1.5kfL Thus, all resistors except R 6 and R 5 in the string of Fig. 11 would be too small. Fig. 12 shows an alternative resistor string to that of Fig. 11 It is also important to note that adding additional resistors in series with the fuse elements increases the number of access nodes (typically bonding pads) required to trim the resistor string. This is because the access nodes cannot be shared between adjacent fuse elements as in Fig. 11 . For example, 7 access nodes are required to trim the resistor string of Fig. 11 while 11 access nodes are required to trim the modified resistor string of Fig. 12 . If the extra resistors in the modified string are rearranged as shown in Fig. 13 to allow some of the zap elements to be commoned, the number of access nodes can be reduced from 11 to 9 as shown.
A second design caution for trim strings that involve large resistors is to ensure that none of the Zener elements can become conductive during normal circuit operation. If (4) . If other constraints require placing the Zener elements in the opposite polarity relative to I e, then the bias constraint requires that leAR be less than the diode turn-on threshold at the highest expected operating temperature. In early analog products which employed Zener zap, access to the anti-fuse links was provided through the bonding pads of the integrated circuit chip. Control circuitry was then interfaced through probes contacting the bond pads at wafer sort. This remains the simplest method of trim control for adjustments requiring only a few trims. However, a major limitation in the number of link trims that are permitted for a given product is the number of bond pads available. Because of this limitation, methods of reducing the number of bonding pads required for trim access have been developed. Some of the prominent multiplexed methods are described in the following section.
MULTIPLEXED CONTROL METHODS
The primary goal of multiplexed methods of control for Zener zap is to achieve more area efficient use of bond pads. Also, since the bond pad method limits access to trimming at wafer probe, it is not possible to perform "after package" trim which is very desirable for some products. Thus, a secondary goal of multiplexed control is to allow the possibility of after-package trim. Figure 14 shows a very simple method of multiplexing a single bond pad to control two Zener zap anti-fuse elements. In this case, selection is based upon polarity of the zap signal [7] .
A positive voltage applied at the control pad will force element Z 2 into avalanche breakdown with current being supplied by element Z 1, which behaves as a forward-biased diode in this case. A negative voltage applied to the control pad will force Z1 into ava- Finally, a third high current pulse applied so that current flows from pad 1 to ground will fuse Z 1, causing resistor R to be shunted across R 4. In this case, the control current will flow through already shorted elements Z 2 and Z 3. There will be no collector current flowing in Z 2 because transistor action will not take place after Z2 has been zapped.
The circuit of Fig. 15 illustrates the use of the collector terminal of a Zener zap element connected as a transistor to selectively "protect" other zap elements for certain polarities and sequence of zap pulses. By proper selection of polarity and sequence of current pulses, three fuse elements can be accessed from a single pad. In order to achieve simultaneously the most range and resolution for a given number of independent elements, it is common practice to binary weight each zap element as discussed earlier. However, in the multiplexed control circuit of Fig. 15 , since access to a given trim is dependent upon a prior trim, the weighting of the trim increments must be changed in order to prevent any inaccessible combinations. A single trim pad using the circuit of Fig. 15 must therefore be designed for 3 equal trims of T 1, providing a trim range of 3T and a resolution of T 1. It is possible, of course, to replicate multi-zap circuits in order to increase the overall trim range. To do so, the multi-zap circuits may be connected in a cascade or in parallel. The range is then increased more than proportionally to the number of the circuits employed. For example, a single multi-zap circuit will provide a three to one advantage in trim range over that obtainable with a single trim element. However, if three independent multi-zap circuits are cascaded, the first can be weighted T1 with a range of 3T1, the second at 4T (to achieve the next desired trim increment) with a range 12T1 and the third at 16T with a range of 48T 1. The total range resulting from 3 pads is then 63T compared to a range of 7T for three independent zaps using a straight binary, nonmultiplexed method.
The trim control circuitry described above may be rendered in integrated circuit form by conventionally diffusing three discrete NPN transistors into a substrate, and interconnecting the three to form the circuit of Fig. 15 . Area savings may be obtained, however, by using a unique layout of the active elements as shown in Fig. 16 .
The special geometry is intended to provide the same function as would individual fabrication of the three devices Z 1, Z 2, and Z 3 of Fig. 15 , but is integrated within a smaller area on a silicon chip. Figure  16a depicts the metal interconnect while Fig. 16b depicts the isolation, base and emitter diffusions necessary to make the device. The figures are not necessar-
FIGURE 16 Cell Layout of Multi-zap Circuit (b) ily to scale, but show only the relative positioning of the devices which makes possible the desired reduction of area on the chip.
LOGIC MATRIX CONTROL
The application of logic encoding/decoding schemes to the control of fusible link trimming is complicated by the fact that the output of the control device must actually deliver the fusing current. It is not sufficient to merely identify the desired node by logic decoding since a relatively high amount of power must be delivered to the node in order to effect fusing. One scheme which has been applied to trim control is the "matrix driver" approach described in [4] [5] [6] . In this case, a matrix of upper and lower drivers are constructed using NPN power devices as suggested in Fig. 17 In general, the number of access nodes required for an N N matrix is 2N whereas the number of elements controlled is N2. A control reduction factor F c can be defined as the ratio of elements controlled to the number of control access nodes. For the matrix driver scheme just described N F c -. (9) Thus, an 8 8 matrix would show a control reduction factor of 4. However, it should be pointed out that the additional drivers required to implement the matrix scheme will typically require additional chip area and will decrease the effective control reduction factor. If we make the assumption that a driver element in the matrix decoding scheme requires roughly the same area as a pad and bond pads are assumed to be the primary access control nodes, then a matrix driver will require 2N drivers plus 2N bond pads, an effective area equivalent to 4N access nodes. Thus, the effective control reduction factor, F', in terms of decreased chip area for this case would become F N ---.
Equation (10) 
